HyperTransportв„ў System Architecture
| [SYMBOL] [A] [B] [C] [D] [E] [F] [G] [H] [I] [L] [M] [N] [O] [P] [R] [S] [T] [U] [V] [W] [X]
Mask[3 0] Master Host Bridge 2nd 3rd Max_Latency Register Memory Base and Limit Register 2nd Memory Base Upper Register Memory Map Message Semantics 2nd Min_Grant Register Minimum FIFO Size
|